Application Specific Integrated Circuit Verification Engineer
Technical-Link N. America
CaliforniaSan Diego30 ottobre 2026Esterno · via Jooble Dettagli annuncio
Full timeElettronica
...ASIC UVM Verification Engineer Role: Senior ASIC Verification Engineer Industry: Satellite Communications / Semiconductor Experience: 8+ years Key requirement: Strong hands-on SystemVerilog and UVM verification experience. What the client is looking for Multiple...
Annuncio fornito da Jooble. Hoomie aggrega questo contenuto da fonti esterne.